The influence of the oxide in Ga-assisted growth of GaAs nanowires on Si substrates is investigated. Three different types of oxides with different structure and chemistry are considered. We observe that the critical oxide thicknesses needed for achieving nanowire growth depends on the nature of oxide and how it is processed. Additionally, we find that different growth conditions such as temperature and Ga rate are needed for successful nanowire growth on different oxides. We generalize the results in terms of the characteristics of the oxides such as surface roughness, stoichiometry and thickness. These results constitute a step further towards the integration of GaAs technology on the Si platform.
I. INTRODUCTION
The interest for semiconducting nanowires has continuously increased in the past decade because of their wide range of possibilities both in applied and fundamental science. [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] Within the range of possible applications III/V semiconductors are among the most promising materials. The small footprint of nanowires enables the virtually defect-free integration of mismatched materials, which would not be possible in the thin film form. 13, 14 Moreover, III-V nanowires can be obtained on Si, providing a path for combining the III-V and Si platforms. As nanowires start growing generally in a single nucleation event followed by a layer-by-layer mode, III-V nanowires grown on Silicon appear also free from anti-phase boundaries otherwise often found in thin film counterparts. [15] [16] [17] One of the most successful ways of growing nanowires is the vapor-liquid-solid method (VLS) in which a liquid droplet (denominated as catalyst) is used for the gathering and preferential decomposition of growth precursors. 18, 19 Upon supersaturation of this droplet, precipitation occurs at the interface with the substrate in the form of nanowire. One of the most successful catalysts used for VLS is gold. However, when heating a Si substrate with gold on top, the gold droplets incorporate a significant amount of Silicon by the formation of an eutectic. As a consequence, the growth of III-V nanowires on Si using gold is quite more challenging than on GaAs. Therefore, many groups working on the growth of III-V nanowires on Silicon have looked for alternative methods, including the selective area epitaxy and Gaassisted growth of GaAs nanowires. 16, [20] [21] [22] [23] [24] [25] [26] [27] Since the first self-catalyzed growth of GaAs nanowires was achieved, the nature of the oxide has been an important parameter in nanowire growth. [28] [29] [30] To date, few reports show successful growth without the presence of oxide on the substrate surface. 24, 29, 31 In all of these cases, there was a non-negligible time lapse between substrate preparation and loading in the ultra-high-vacuum environment. It is well established that Si surfaces naturally undergo oxidation even at room temperature simply by exposing them to air. The same oxidation process takes place also in the case of Hydrogen passivated surfaces. [32] [33] [34] As a consequence, what is claimed as oxide-free surface might not have been so. One should also note that most of the works aiming at the understanding of the role of oxide in the growth of GaAs nanowires by the Ga-assisted method were mostly performed on GaAs substrates. 35 It was observed that the oxide thickness plays a role in achieving nanowires with an epitaxial relation with the substrate or even achieving growth at all. Interestingly, the reported "critical" thicknesses are significantly different depending on the preparation method of the oxide: 5 nm for Hydrogen Silsesquioxane (HSQ) and 30nm for sputtered oxide, for instance. 35, 36 In these works, the existence of a critical oxide thickness on GaAs was explained by the opening of "craters" in the oxide, either by the reaction of Ga with the substoichiometric oxide and/or due to the desorption of As at GaAs surface temperatures above 500
• C. To the best of our knowledge, there are no reports on the role of oxide on Si substrates in Ga-assisted growth of GaAs nanowires. One should also note that different types of oxides have been used for nanowire growth, but no direct comparison and detailed characterization between different types of oxide has been realized. Moreover, it is often observed in the community that the optimized growth conditions for obtaining GaAs nanowires can strongly fluctuate by changing wafer batches and providers, despite identical nominal properties. In this work, we investigate the role of oxide in the Ga-assisted growth of GaAs on Si substrates and provide a method for reproducible nanowire fabrication as a function of the surface and oxide characteristics. The different types of oxides are distinguished as a function of stoichiometry, surface roughness, total thickness and processing parameters.
II. EXPERIMENTAL DETAILS
GaAs nanowires have been grown by Ga-assisted selfcatalyzed method on Si(111) 2-inch wafers RCA treated from Siltronix and Virginiatech (10 − 20 Ω · cm). The growth was performed in a Molecular Beam Epitaxy machine (MBE) with solid state sources (DCA P600). Previous to growth and in order to ensure a clean surface, all substrates were annealed at 600
• C in a separate UHV chamber; such a process is called "degassing". The effect of this step on oxide chemistry, thickness and roughness is presented later on. After this step, samples were moved to the growth chamber by robot arm, always in UHV. The substrates were prepared with different types of oxides: thermal, native and Hydrogen Silsesquioxane (HSQ). Thermal oxide was produced by means of dry oxidation in a Centrotherm furnace at 950
• C in a cleanroom environment. The native oxide was obtained by natural exposure of the Si wafers to air. HSQ oxide was obtained by spinning a HSQ:MIBK solution (XR-1541-002, Dow Corning) at 6000 rpm and annealing them for 5 minutes at 180
• C for removal of the solvent. Without diluting the solution, the oxide thickness achieved was of 28 − 30nm; by diluting it (1:4-1:8) thinner oxides were obtained (8 − 4nm). The films were transformed into Silicon dioxide by annealing them at 475
• C in N 2 atmosphere for 1 hour. The solutions were spun on oxide-free Si wafers to avoid the presence of the native oxide. The oxide thickness was controlled by chemical etching with a N H 4 F : HF (500 : 1) solution, calibrating the etching rate for every type of oxide used. The oxide thickness was measured with spectroscopic ellipsometry (Sopra GES 5E) and confirmed by Atomic Force Microscopy (AFM) on etched steps. Attenuated total reflection (ATR) IR spectroscopy (Jasco FT/IR 6300 with Pike MIRacle holder) was realized for the characterization of the oxide stoichiometry, by scanning in the 650 − 4000cm −1 range with 100 accumulation. Although, since the intensity of the signal-to-noise ratio above 1500cm −1 is extremely low, only the low range (650 − 1500cm −1 ) is considered and reported. Finally, AFM (Bruker) was also used for the determination of the surface roughness. In the case of completely etched oxides, the substrates were immersed in an isopropanol bath immediately after etching, and then dried under Nitrogen flow just before loading in the UHV environment. The conditions under which growths were performed were the following: the substrate temperature ranged between 580
• C and 660
• C; such values were measured by means of a calibrated pyrometer. The Ga rates used were between 0.25A/s and 1.25A/s; as calibrated on planar growth by means of Reflection High Energy Electron Diffraction (RHEED). The As fluxes were from 2.5 * 10 −6 torr to 4.9 * 10 −6 torr; the flux was calibrated by means of a beam flux monitor gauge. Scanning Electron Microscopy (SEM) was used for the morphological characterization of the samples.
III. EXPERIMENTAL RESULTS

A. Chemical composition of the oxides
We start by listing and comparing the nature of the various oxides used in this work. Thermal oxide is a mostly stoichiometric oxide (SiO 2 ),which can be produced by oxidation of Silicon at 800 − 1200
• C under a 1200-1250 [41] [42] [43] [44] controlled Oxygen flux; it exhibits low roughness (∼> 0.6nm). 41, [45] [46] [47] Native oxide is a thin layer of oxide formed by the natural exposure of a Si wafer to air; it follows the surface roughness of the Silicon substrate and it grows monolayer by monolayer. 32, 34, 48, 49 The chemical composition of native oxide depends on its thickness. For thicknesses of few monolayers, it mainly consists of Si − O − Si. The Oxygen content increases for larger thicknesses, though it remains sub-stoichiometric with respect to thermal oxide. HSQ oxide is obtained by annealing a Hydrogen Silsesquioxane resin on a Silicon wafer previously etched with HF. The thickness can be tuned by the dilution of the resin solution and the spinning rate. 50, 51 Annealing the HSQ resin at 450
• C transforms the cage structure of HSQ monomer into a network, whose chemical composition is SiO x with 1 < x < 2, depending on the annealing temperature. 43 Examples of ATR-FTIR spectra obtained from the different oxides are shown in Fig. 1 .
The Si − O − Si absorption band is observed for all the oxides (thermal, native and HSQ), albeit with different intensities. On the other hand the presence of additional absorption band depends on the oxide type:
• Thermal oxide shows a clear LO − SiO 2 positioned at 1250cm −1 , indicating it is stoichiometric oxide;
• HSQ oxide show a downshifted additional absorption band ( 1226cm −1 ), indicating it is substoichiometric oxide SiO x with(1 ≤ x < 2);
43
• Native oxide does not show any additional absorption band.
Finally, in order to demonstrate that the interstitial oxide is characteristic only of the Silicon -Silicon oxide interface, the spectra of sputtered oxide on GaAs is shown (see −1 corresponds to the LO mode of SiO2, whereas the peak at 1107cm −1 is related to the presence of interstitial oxide Si − O − Si. The TO mode of SiO2 is located around 1050cm −1 . Thermal oxide is the only oxide that shows TO and LO modes of SiO2. HSQ present a downshifted broad peak around 1200cm −1 correspondent to nonstoichiometric oxide SiOx with x < 2. All the oxides show the interstitial oxide peak (1107cm −1 ) but not the sputtered oxide on GaAs; this proof that Si − O − Si is peculiar of Silicon-Silicon oxide interfaces. Similar result was obtained with HSQ oxide on GaAs substrate (see Supplementary Information).
GaAs -Silicon oxide. On the other hand a broad absorption is verified around 1226cm −1 , characteristic of sub-stoichiometric oxide. In the following, FTIR spectra of substrates prior to growth are going to be used to understand the role of the surface chemistry on the growth mechanisms of Ga-assisted growth of GaAs nanowires by MBE.
B. Thermal Oxide
We start by the study of Ga-assisted growth of GaAs nanowires on thermally oxidized Silicon substrates. We first show the effect of the oxide thickness. For this, we prepared substrates with four different oxide thicknesses (30 down to 0 nm) by a combination of optical lithography and etching (see Supplementary Information). This allowed us to investigate simultaneously several oxide thicknesses under identical experimental conditions. Fig. 2 shows SEM micrographs of substrates with varying oxide thicknesses after performing the same growth process. The growth conditions were substrate temperature T = 600 o C, Gallium rate Ga = 1.25A/s and Arsenic beam flux pressure As = 2.5 * 10 −6 torr). Under these conditions nanowire growth was observed only for an oxide thickness between 1 and 2 nm ( Fig.2(c) ). Similar thickness selectivity results were obtained under other conditions leading to nanowire growth. In the case of thicker oxides, Ga droplets were observed on the surface (see Fig.  2(a)-(b) ). For oxide-free Silicon surfaces, textured twodimensional growth was found (see Fig.2(d) ). The question here is what makes 1 − 2nm thermal oxide so prone for Ga-assisted nanowire growth. In order to shed some light to this question the chemical composition and surface roughness of the thermal oxide with different thicknesses were investigated. In Fig.2 (e) the ATR-FTIR spectra of the thermal oxide for different thicknesses are shown. It is interesting to note that the intensity of the LO SiO 2 is proportional to the thickness, while the interstitial Si − O − Si mode exhibits the identical amplitude for all thicknesses. This corroborate the interfacial nature of the interstitial oxide Si − O − Si, as mentioned in subsection III A. Additionally, for oxide thicknesses around 1 − 2nm, the ATR-FTIR spectra is composed only by the interstitial band. As reported by Muller et al, 47 at the interface with Silicon and for about 1 to 2 nm thermal oxide is composed mainly by Si − O − Si. In accordance to our observation stoichiometric Silicon dioxide appears only at larger thicknesses. Thus it seems that interstitial oxide must be more prone to nucleation of nanowires by the Ga-assisted method. The role of the chemical nature of the surface for successful nanowire growth will be further elaborated by examining growth on oxides with different stoichiometry here below.
It must be borne in mind that prior to growth degassing is performed; such a step might affect the surface morphology and composition. Therefore oxide thickness and surface roughness before and after degassing were investigated. The values are reported in Tab. II. While the oxide thickness measured by spectroscopic ellipsometry remains constant before and after annealing, the surface roughness is reduced (from 3.4 to 1.3nm). The reduction of surface roughness might come from minimization of surface energy, and "glass" flow during degassing. After having found the ideal oxide thickness for growth, we explore the parameter space for nanowire growth in terms of temperature and fluxes. Fig. 3 shows the effect of the substrate temperature on nanowire growth: by increasing temperature from 590
• C to 610
• C (Fig. 3(a)-(b) ) an increase in nanowire density and yield of growth perpendicular to the substrate is observed, coherently with what reported by Krogstrup et al and Giang et al. 28, 52, 53 By further increasing the growth temperature to 625
• C the nanowire density decreases (figure not reported). Surprisingly, a further increase in the substrate temperature results in a significant ratio of nanowires misoriented with respect to the substrate normal (see Fig. 3 (c) ).
The effect of Ga rate on the morphology of nanowires is shown in Fig. 4 . At low Ga rate (0.25A/s) nanowires do not grow (Fig. 4(a) ). When the rate is increased up to 0.5−0.7A/s, growth is achieved (see Fig. 4(b) ). A further The growth conditions were with identical Ga rate and As flux ( Ga = 0.75A/s, As = 3.9 * 10 −6 torr ), but different substrate temperature (increasing from left to right). At 590
• C nanowires growth is achieved, but with low yield and parasitic growth. By increasing temperature to 610
• C the yield is increased; the same trend is observed up to 625
• C (figure not reported). A further increase of temperature up to 640
• C show a complete loss of nanowire orientation. The scale-bar corresponds to 1µm. • C, As = 2.5 * 10 −6 torr), but different Ga rate (increasing from left to right). At low Ga rate (0.25A/s) no nanowire growth is achieved (a). By increasing the rate to 0.5A/s nanowires are obtained, together with parasitic growth (b). Further increase in Ga rate led to an increase of the vertical yield, together with a further increase of parasitic growth. The scale-bar correspond to 1µm.
increase of Ga rate results in an increase of nanowire density together with the occurrence of parasitic growth (Fig. 4(c) ).
We would like to add a comment on the etching process of oxidized silicon wafers for obtaining a thin thermal oxide. Even though the wet etching process was realized in a controlled manner, it happens to be inhomogeneous across the wafer. In order to obtain a better homogeneity across the sample, we started with wafers with a thinner thermal oxide (e.g. 5nm instead of 30nm). This results in a much better homogeneity across the sample. We turn now our attention towards the growth on Silicon substrates presenting only a native oxide. As the native oxide thickness is in the order of few nanometer, 34, 48 we did not perform any study on the ideal native oxide thickness. We just kept the factors affecting the thickness constant: doping concentration, surface cleaning process and surface orientation. 48 For this reason we used and compared (111) Si substrates with the same nominal resistivity, but delivered from two different providers. Nanowire growth was obtained for both types of wafers but in very different growth conditions. As an example, in Fig. 5 we show SEM images from two growths performed under identical conditions (T = 610 o C, Ga = 0.5A/s, As = 2.5 * 10 −6 torr), but on Si wafers from two different providers ((a) Virginiatech and (b) Siltronix). A dense array of nanowires is obtained on Siltronix wafers (see Fig. 5(b) ), while an extremely low density of nanowires is observed on the Virginiatech (see Fig. 5(a) ). By comparing the ATR-FTIR spectra of both wafers (5 (c)) we observe a stronger presence of interstitial Si − O − Si oxide in the case of Siltronix (see Fig. 5 ). We also find that this native oxide is slightly thicker and rougher (see Tab. II): 2.3 versus 0.9nm for the thickness and 0.9 versus 0.3nm for the roughness.
In order to understand whether nanowire growth was possible for wafers exhibiting a smaller amount of interstitial oxide (Virginiatech), we varied extensively the growth parameters. We varied both Ga rate and substrate temperature respectively from 0.3A/s to 1A/s, and from 600
• C to 660
• C. The results obtained are shown in Figure 6 : at low Ga flux and substrate temperatures ((a)-(b)) no growth of vertical wires is observed. On the other hand the higher the Ga flux ((c)-(e)-(g)), the more material is deposited on the surface, resulting in growth of nanowires of various orientations and polycrystalline parasitic layer. By increasing the temperature, the density of nanowires growing perpendicularly to the surface increases significantly ((g)-(h)-(i)), regardless the low V/III ratio. Growths at temperature above 640
• C were also attempted, but no nanowires were observed. Increasing substrate temperature the occurrence of parasitic growth decreases (see Fig. 6 (g)-(h)-(i), or (e)-(f) ). This effect, coupled with an increase of Ga rate led to successful nanowire growth.
It must be said that for native oxide we did not observe any variation in the oxide thickness nor chemical composition by degassing (see Tab. As pressure used in all the growths shown is constant at 2.5 * 10 −6 torr. By moving from bottom to top Ga flux increases, whereas from left to right the substrate temperature increases. At low Ga flux and substrate temperatures (a)-(b) low material deposition is observed. On the other hand the higher the Ga flux (c)-(e)-(g), the more material is deposited on the surface, producing nanowires of various orientations and polycrystalline parasitic growth. If also the temperature is increased the density of vertical NWs strongly increases (g)-(h)-(i), regardless the low V/III ratio. Growth at temperature above 640
• C was also attempted, but no growth was observed anymore. The scale-bar corresponds to 2µm.
D. HSQ Oxide
Finally, we looked at the nanowire growth on Silicon substrates covered with HSQ. We started our study by optimizing the oxide thickness. Substrates with four different oxide' thicknesses on the same wafer were prepared (details on the method are provided in Supplementary Information). Several growths were performed at the same time on oxide thicknesses ranging from 2nm up to 24nm. A degassing temperature of 400
• C was used in the case of HSQ oxides, since no growth was achieved with 600
• C. We suspect that degassing at higher temperature lead to the formation of a compact oxide that does not allow nucleation. The result of this investigation is reported in Fig.7 : (a)-(b)-(c) and (d) correspond respectively to oxide thicknesses of 19 − 15 − 8 and 5nm. Growth was performed at a substrate temperature of 595
• C, Ga rate of 1A/s and As flux of 2.5 * 10 −6 torr. Here, the critical thickness for nanowire growth is higher than in the case of thermal oxide, and comparable to what has been reported for HSQ on GaAs.
54 Growth of nanowires was observed only when the thickness of the oxide was below 5 − 6nm, as shown in 7 (d). In Fig. 7 (e) the ATR-FTIR spectra of the HSQ oxide for different thicknesses are shown. The intensity of the LO SiO x decreases with the thickness, while the spectral position is maintained. As in the case of thermal oxide, we observe that the interstitial Si − O − Si mode is maintained in intensity, corroborating the interfacial nature of interstitial oxide. Additionally, for oxide thicknesses of about 4nm, the ATR-FTIR spectra exhibit mainly the interstitial band, and the LO SiO x is shifted. This means that the composition of HSQ is not homogeneous across the thickness. 43, 50, 51 The oxide reduced to a thickness of about 5 − 6nm is formed mainly by interstitial oxide Si − O − Si with a scarce proportion of SiO x , since most of the SiO x has been etched away. In order to understand if the thickness is the only determining parameter for growth on HSQ oxide, we prepared different HSQ layers with the same thickness but by different processing:
• We spun HSQ from a MIBK diluted solution (1:8) to form directly the desired thickness and avoid etching. This type of sample will be called "as spun"(see Fig. 8 (a) ).
• We spun HSQ from non-diluted solution, and etched it down to the desired thickness by means of wet etch with N H 4 F : HF 500 : 1. In the following, this type of sample will be called "etched down"(see Fig. 8 . (b)).
In order to understand the different behavior of the HSQ, oxide thickness, roughness and chemical composition were measured before and after the pre-growth annealing(see Tab. II). In fact the substrates prepared in two different manner evolve in an opposite way. While the HSQ etched down shows a reduced thickness and increased roughness upon annealing, the other oxide keep constant the thickness and become smoother. The chemical composition is observed to be identical for both the etched and as spun oxides, being unchanged before and after the pre-growth annealing (see Fig. 8 (c) ).
IV. DISCUSSION
In this section we discuss the results concerning the success and/or optimal nanowire growth conditions as a function of the oxide chemistry (stoichiometry) and surface roughness. Oxide chemistry range from a composition of SiO 2 in the case of thermal oxide, SiO x (1 < x < 2) for HSQ, down to SiO 0.5 in the case of interstitial oxide. Therefore the overall range of composition can be described by SiO x with x ranging from 0 to 2. For simplicity sake, we start considering the two extreme cases: growth on stoichiometric SiO 2 (x = 2) and growth on an oxide-free silicon (x = 0). In fact, in both cases no successful GaAs nanowire growth was obtained in any of the conditions used. Nanowire growth could only be achieved when the thermal oxide was around 2nm thick. As shown by the FTIR study, at this thickness the oxide is not stoichiometric SiO 2 . This sets some kind of "boundary conditions" for the growth of self-catalyzed GaAs nanowires on Si substrates (see Fig. 10 ). In order to achieve growth, a sub-stoichiometric silicon oxide is needed (SiO x with 0 < x < 2). The exact nature of this sub-stoichiometric oxide has also a direct effect on the growth conditions needed for growth: for example, in the case of interstitial oxide Si − O − Si (x = 0.5) growth of GaAs nanowires was always observed. A correlation between the interstitial oxide content regardless of the oxide and the conditions to achieve growth was found. The lower the Si − O − Si content, the higher the substrate temperature and Ga rate were needed to achieve growth (see Fig. 9 ). As an example, in the case of Virginiatech Si wafers, (see Fig. 9(a) ) the presence of interstitial oxide was weakest. The conditions to achieve growth were of Ga = 1A/s and T sub = 640 • C. Thermal oxide presented the second lowest Si − O − Si content (see Fig. 9(b) ). Growth was achieved with Ga = 0.7A/s and T sub = 630
• C. HSQ has a stronger Si − O − Si absorption band compared to thermal oxide, and the In (e) the ATR-FTIR spectra of the different oxides are shown: native oxide (Virginiatech) is the oxide that shows lower interstitial oxide absorption band, then thermal, HSQ and native oxide (Siltronix) show progressively higher content.The conditions to achieve growth on the different oxides were observed to be different: in the case of native oxide (Virginiatech) the conditions were Ga = 1A/s and T sub = 640
• C, for thermal oxide Ga = 0.7A/s and T sub = 630
• C, for HSQ were Ga = 0.5A/s and T sub = 610
• C and native oxide (Siltronix) were Ga = 0.2A/s and T sub = 610
• C. A correlation between interstitial oxide presence and growth conditions was observed: the lower the content of interstitial oxide, the higher the Ga rate and substrate temperature. The scale-bars correspond to 2µm.
conditions for successful growth were Ga = 0.5A/s and T sub = 610
• C (see Fig. 9(c) ). The oxide that showed stronger interstitial oxide absorption band was native oxide was the Siltronix Si wafer. In this case, growth was achieved with even lower Ga rate and substrate temperature (Ga = 0.27A/s and T sub = 610
• C), as shown in When thickness is lowered even more, only vertical nanowires appear, until only two dimensional growth is observed. Fig. 9(d) . On the other hand in the case of sub-oxides SiO x (1 < x < 2) nanowire growth was possible, but strongly dependent on surface roughness: only higher surface roughness (> 3nm) lead to nanowire growth(see Fig.8 ). Finally, our results raise new questions which should be addressed for a better understanding of the Ga-assisted growth of GaAs nanowires on silicon: a) what is the role of Si − O − Si in the nucleation of nanowires? Why does SiO 2 not work in the same manner? b) what is the role of surface roughness in the nucleation of nanowires? c) why do growth conditions must be tuned to high Ga rates when the surface roughness is low? We believe several elements should be considered: interstitial oxide might just be more likely to react with Ga impinging on the surface, reaction points being pinning sites for the nucleation of a Ga droplet leading to growth. Surface roughness might play also a role in the pinning of Ga droplets and precipitation of GaAs from the Ga droplet. Still, more studies need to be performed to confirm this and provide further understanding on the microscopic model of nanowire growth.
V. CONCLUSIONS
In conclusion, we have shown that the nature of oxide is a key parameter for obtaining successful GaAs nanowire growth on Si substrates by the Gallium-assisted method. We show that interstitial oxide Si − O − Si is very favorable to nanowire growth. The process window is related to the amount of oxide, the amount of Si−O−Si content being directly linked to the Ga rate and substrate temperature needed. By increasing the Oxygen content, the process window is decreased and depends strongly on the surface roughness. In agreement with all this, we found different critical thicknesses of the oxide for successful nanowire growth: 1 − 2nm for thermal and native oxide, 5 − 6nm for HSQ. Finally, we could not obtain growth on stoichiometric SiO 2 , or in the complete absence of oxide (see Fig. 10 ). This work opens new perspectives for the reproducible integration of GaAs nanowires on silicon.
